

May 21, 09 20:11

pcb\_turnon\_notes.txt

Page 1/7

```

1 #*****
2 #
3 # turnon_notes.txt module
4 #
5 #*****
6 #
7 # VCL Confidential Copyright © 2009 UC Davis, ECE Department
8 #
9 #*****
10 #
11 # created on:    04/28/2009
12 # created by:   jwwebb
13 # last edit on: $DateTime: $
14 # last edit by: $Author: $
15 # revision:     $Revision: $
16 # comments:     Generated.
17 #
18 # board name:      MSEE Thesis Measurement Board
19 # board number:   P342
20 # board revision: 001
21 #
22 #*****
23
24 #-----
25 # T U R N O N N O T E S :
26 #-----
27 1. No shorts on power supplies.
28     - Board Powers Up Properly.
29     - All supplies within spec.
30
31 2. Control FPGA Programs via JTAG successfully.
32     - Using Xilinx IMPACT Software.
33
34 3. SPI Configuration PROM programs via JTAG successfully.
35     - Using Xilinx IMPACT Software.
36
37 4. Data Path FPGA Programs via JTAG successfully.
38     - Using Xilinx IMPACT Software.
39     - Operates at about 42 degrees C with Fan Sink.
40     - Operates at about 62 degrees C without Heat Sink.
41
42 5. Control FPGA RS-232 (CP2102) interfaces functions correctly.
43     - Operates a 115.2kBaud
44     - Read/Write control of Control FPGA registers.
45
46 6. Control FPGA controls Data Path FPGA successfully via "ilb_master".
47     - LEDs turn on and off.
48     - Block RAM read registers respond correctly.
49
50 7. 1GHz VCO operating correctly.
51
52 8. 10MHz Internal/External circuits operating correctly.
53
54 9. 100MHz LVDS oscillator on both the Control FPGA and Data Path FPGA
55     operating correctly.
56
57 10. Power CPLD Programs via JTAG Successfully.
58
59 11. Power CPLD receives 10MHz and properly distributes 312.5kHz
60     to all DC-DC Converters.
61
62 12. Attempted to configure AD9516 Clock Generator

```

May 21, 09 20:11

pcb\_turnon\_notes.txt

Page 2/7

63 - Verilog HDL Driver verified in simulation.  
64 - Doesn't seem to be configured properly.  
65 - Double-check config registers to verify VCO is turned on properly.  
66 - It turns out there were a couple of problems.  
67 a. The SPI interface wasn't working very well at all. For example,  
68 I meant to write data 0x99 to address 0x000, but it was writing  
69 0x20 to address 0x013. For some reason the data was shifted to  
70 the left by 5 bits. I simulated the design & it looked correct,  
71 so I just played around with the SCLK and SDIN shift registers.  
72 Eventually I was able to get it to look correct and I could  
73 read/write data reliably with a Perl Script.  
74 b. Once the SPI was fixed I could see clocks on all the desired  
75 outputs, but the frequencies were all off. I had set the  
76 Divider Low/High Cycles to 1 each for a divide by 2, but  
77 it was actually dividing by 4. I set them both to 0, and I  
78 got 500MHz out of my LVPECL outputs. The LVDS outputs were  
79 really off, because there are two dividers in that path.  
80 Now I'm getting the correct frequencies on all paths.  
81 - I still need to tweak the differential voltages to get the correct  
82 common mode voltages. Some of them aren't where they should be.  
83  
84 13. Attempted to configure DAC5682Z 16-bit DAC.  
85 - Verilog HDL Driver verified in simulation.  
86 - Add read capability in hdl driver to verify functionality.  
87 a. See item 14.  
88  
89 14. Ported over MicroBlaze design from work project and verified that the  
90 DDR SDRAM is working correctly.  
91 - Bootloader Application successfully read out the MicroBlaze  
92 application from the SPI Configuration PROM and transferred the data  
93 to the DDR SDRAM.  
94 a. The Bootloader then successfully jumped to the application  
95 address 0x8c000000 and the MicroBlaze application began  
96 executing out of the DDR SDRAM.  
97 - The MicroBlaze application successfully read the DPIMAGE.bin file  
98 from the microSD card and configured the Data Path FPGA via  
99 a serial interface.  
100 a. The Data Path FPGA successfully programmed.  
101 b. The microSD card functions properly.  
102 - The MicroBlaze application successfully communicates with the  
103 Data Path FPGA via the ILB serial interface.  
104 - The MicroBlaze application successfully transferred a waveform  
105 from the microSD card to the Data Path FPGA.  
106 - For some reason the I2C Fan Controllers don't seem to be working.  
107 a. I get error messages pertaining to the iicWriteRegister.  
108 i. This error was due to an incorrect I2C address.  
109 The application was addressing Fan #1 at address 0x4C,  
110 when it was really at address 0x18. Once the application  
111 was updated the Fan Controllers started working properly.  
112 b. Have some fans made up with connectors for testing the  
113 fan controllers.  
114 - AD9516 doesn't seem to be working with MicroBlaze application.  
115 a. Probe Serial Data and Clock to see if data is being  
116 transmitted at power-up.  
117 i. For some reason my custom Verilog HDL Peripheral wasn't  
118 shifting out 24 clocks, so the AD9516 wouldn't  
119 properly configure. I adjusted the shift count clock, and  
120 added a ChipScope Pro core to verify. I also discovered  
121 that the read wasn't shifting in the last bit, so I  
122 modified the shift register to clock read data in  
123 on the positive edge of sclk. Now the AD9516 is properly  
124 configured.

May 21, 09 20:11

pcb\_turnon\_notes.txt

Page 3/7

- 125           b. Create a debug command to configure AD9516 upon command.  
 126           i. Completed. See command 30.  
 127           c. Create a debug command to read AD9516 register.  
 128           i. Completed. See command 29.  
 129           d. Create a debug command to write AD9516 register.  
 130           i. Completed. See command 28.  
 131       - Add DAC5682Z peripheral configuration and control to current  
 132       MicroBlaze application and system.mhs/mss files.  
 133           a. Wrote SPI EDK Peripheral to control DAC5682Z via SPI Interface.  
 134           b. Initialization routine successfully completes.  
 135           c. Read/Write access correctly read/write to various registers.  
 136           d. Debug Commands:  
 137               i. Command 31: write command.  
 138               ii. Command 32: read command.  
 139               iii. Command 33: initialization command.  
 140       - Use ChipScope Pro to verify SRAM and Block RAM pattern  
 141       playback inside of Data Path FPGA.  
 142           a. Block RAM Patterns Play back successfully in ChipScope Pro.  
 143           b. QDR-II SRAM Patterns Play back successfully in ChipScope Pro.  
 144       - The 6 temperature sensors appear to be functioning properly.  
 145           a. Temp: 30.5 C, 27.75 C, 26.75 C, 29.25 C, 28.25 C, 29.50 C  
 146  
 147   15. DAC5682Z High-Speed 16-bit DAC Data Path.  
 148       - Using MicroBlaze application I could configure the DAC5682Z via  
 149       SPI; however, I couldn't see any data coming out of the Channel B  
 150       DAC output.  
 151           a. I read through my configuration settings and looked at the  
 152           data sheet and discovered that my configuration settings  
 153           were putting Channel B to sleep and the DAC in single-dac mode.  
 154           Since my Anti-Image filter was being driven by Channel B,  
 155           this explained why I wasn't seeing any data on the output.  
 156           In probing the termination resistor on Channel A I was able  
 157           to see data toggling. By setting the DAC5682Z to Dual DAC mode  
 158           I was able to see data coming out of Channel B, but it was  
 159           effectively decimated by 2. This was due to my FPGA design  
 160           which was supposed to drive 8 consecutive packets of 16-bit  
 161           data into the DAC rather than every other 16-bit packet of  
 162           a 128-bit word out to Channel A. The DAC digital interface  
 163           DDR, so it uses the 16-bit packet clocked in on the rising edge  
 164           of DCLK for Channel A and the 16-bit packet clocked in on the  
 165           falling edge of DCLK for Channel B.  
 166           b. After reading the data sheet I discovered that when using  
 167           the DAC5682Z in single-dac mode Channel A is the output.  
 168           When I originally designed the schematics I was using  
 169           Channel A, but during layout I changed to Channel B for  
 170           layout reasons. Using Channel B meant I did not have to  
 171           use vias in my analog signal path at the DAC output.  
 172           Fortunately I chose to terminate the unused Channel A  
 173           and used series 0 ohm resistors on the Channel B output  
 174           before the Anti-Image filter. I forgot about the note  
 175           in the data sheet regarding Channel A. The following PCB  
 176           mod/butch was made:  
 177               i. Remove R88, R89, R530, and R531.  
 178               ii. Solder a wire from pad 1 of R88 to pad 2 of R531.  
 179               iii. Solder a wire from pad 1 of R89 to pad 2 of R530.  
 180           This mod/butch effectively changes the DAC output from  
 181           Channel B to Channel A. The wire length is approximately  
 182           3/4" long, so this shouldn't have a huge impact on the  
 183           performance of my Signal Output because I'm only trying  
 184           to generate signals from DC to 120MHz. If I were trying  
 185           to generate signals at the full rate of the DAC, then  
 186           I might be in trouble due to signal integrity effects.

May 21, 09 20:11

pcb\_turnon\_notes.txt

Page 4/7

```

187     - After the PCB mod/butch was made, I was able to drive data
188     out of the DAC5682Z. I could load various patterns into
189     either Block RAM or QDR-II SRAM and play them back to the
190     DAC5682Z. I was able to use the DAC Sync pin to turn the
191     DAC5682Z output on or off.
192     - The Signal Output waveforms driven from the OPA695 don't
193     look too good. There's a lot of jitter and the noise floor
194     is about -40dB. I expected the noise floor to be down
195     at -60dB. I need to speak with Texas Instruments to
196     see if they have any recommendations for testing the
197     performance of this circuit, since my DAC circuit is similar
198     to one of the TI evaluation boards.
199         a. I was able to get a nice looking waveform to come
200         out of the DAC5682Z and the analog circuit, so
201         I suspect to the problem lies with the resolution
202         and sample rate of the signals being sent to the
203         DAC5682Z. I may need to generate the signals with
204         more precision than 16-bits, and dither the LSB
205         bits before/after truncation occurs with a
206         4- to 6-bit PRBS signal.
207         b. Another alternative for signal generation is an
208         8 channel DDS implementation. I'd need to design
209         the DDS in Verilog, and this would take a week or
210         two of design time. With a DDS I would be able
211         to dynamically change frequency and phase without
212         reloading a waveform into either Block RAM or QDR-II SRAM.
213             i. Leveraged a DDS from another design I created into
214             an 8 phase DDS design. The output of the DAC5682Z
215             didn't look much better. There could still be a
216             timing problem with the 16-bit data bus due to the
217             PC Board traces being routed shortest length from
218             the Virtex-5 to the DAC5682Z. Probably need to
219             tweak the fixed delay values in the IODELAY blocks.
220             Measure the alignment from each data bit to the
221             clock bit to determine the approximate setup/hold.
222             Use one of the test patterns that provide alternating
223             1's and 0's.
224     - I implemented a routine that configures the DAC5682Z for
225     Digital Self Test, and it passed the self test. I was also
226     able to get a really nice looking sine wave to come out of
227     the DAC5682Z, when I cycle through static values that are
228     representative of a sine wave. For example,

```

```

229         * R0:0000
230         * F0:3FFF
231         * R1:7FFF
232         * F1:3FFF
233         * R2:0000
234         * F2:C001
235         * R3:8001
236         * F3:C001
237

```

```

238
239     where Rx indicates rising edge of DCLK, Fx indicates falling
240     edge of DCLK, and the x indicates the order of samples driven
241     into the DAC5682Z with 0 being first and 3 being last. The results
242     of this test lead me to believe that my DAC5682Z and OPA695 plus
243     the low-pass filter are functioning properly.
244

```

```

245     When I try to drive a DDS signal made up of 2's comp sine or cosine
246     values I get a really bad looking waveform, which most likely means
247     I'm having a data related problem. Especially since I get a nice
248     looking waveform using the sequence of values listed above. I'm not

```



May 21, 09 20:11

pcb\_turnon\_notes.txt

Page 6/7

311 changes the DDR data rate to the DAC from 1Gb/s to 500Mb/s.  
 312 The OSERDES fast clock changes from 500MHz to 250MHz.  
 313 This allows the data path fpga to still be 128-bits, or  
 314 8-lanes of 16-bits. And the OSERDES are still configured as  
 315 8:1.

- 316 - After fixing the sampling clock of the DAC5682Z, the frequency  
 317 of the static sine wave is now 125MHz. This makes sense, because  
 318 I'm using 125MHz to generate the data inside the FPGA. After  
 319 sending a real sine waveform to the DAC5682Z from the QDR-II SRAM  
 320 the data looks better, but it still has a fair amount of jitter.  
 321 I need to verify the sampling frequency at the DAC5682Z with a  
 322 better oscilloscope. My scope only has 500MHz of bandwidth.  
 323 I can barely see the 1GHz signal with my 1GHz active probe.
- 324 - The DAC5682Z has a DLL, which is driven by the DCLK.  
 325 The DLL is used to skew the DCLK and Data, so that the  
 326 16-bit data is optimally sampled as it is driven into  
 327 the 8 sample FIFO of the DAC5682Z. The DLL has a frequency  
 328 range setting that needs to be adjusted based on the  
 329 the DCLK frequency. After properly adjusting the DLL config  
 330 register I was able to get the DAC5682Z DLL to lock  
 331 reliably.
- 332 - I simulated the FPGA design to check the 16-bit DAC Data and Clock.  
 333 I discovered that the DCLK was inverted. After fixing the clock  
 334 polarity, the signal out of the DAC looks about the same.
- 335 - It looks as though the DAC is sampling the data incorrectly.  
 336 I tested the interface with various combinations of DCLK and  
 337 CLKIN rates, but I have not been successful at getting signals  
 338 of varying frequencies to be output from the DAC5682Z.
- 339 - Another problem I discovered in my current system architecture is  
 340 the relationship between DCLK and CLKIN. At present, my DCLK was  
 341 generated from an on-board 100MHz crystal oscillator, and the CLKIN  
 342 was generated by the AD9516. The DCLK and CLKIN really need to be  
 343 generated from a common clock, otherwise the DAC5682Z will have  
 344 difficulty sampling the digital data.
  - 345 a. To fix this problem I used one of the 4 differential clock  
 346 pairs from the AD9516 to the FPGA as the 100MHz main clock.  
 347 Now the DCLK and CLKIN is generated from a common 1GHz VCO  
 348 connected to the AD9516. The DCLK is actually generated by  
 349 a PLL inside the FPGA, but the PLL's main input clock is  
 350 the 100MHz clock from the AD9516.

351

352 16. Review AD9516 differential voltage settings to optimize resulting  
 353 common mode voltages on all clock outputs.

- 354 a. See schematics for estimated common voltages of DAC5682Z,  
 355 AD9516, and Virtex-5.
  - 356 i. DAC5682Z - Measured at DAC5682Z
    - 357 - Vicm: 0.9V (spec), 0.9V (meas)
    - 358 - Vdiff: 0.5V to 1V (spec), 0.328V (meas)
    - 359 a. Changed Vodiff on AD9516 from 600mV to 960mV.
    - 360 b. New Measurements; Vidiff: 580mV
  - 361 ii. DAC5682Z - Measured at AD9516
    - 362 - Vocm: 1.335V (spec), 2.09V (meas)
    - 363 - Vodiff: 600mV (spec), 540mV (meas)
    - 364 a. Changed Vodiff on AD9516 from 600mV to 960mV.
    - 365 b. New Measurements; Vodiff: 750mV
  - 366 iii. ADS5463 - Measured at ADS5463
    - 367 - Vicm: 2.4V (spec), 2.41V (meas)
    - 368 - Vdiff: 0.5V to 5V (spec), 600mV (meas)
  - 369 iv. ADS5463 - Measured at AD9516
    - 370 - Vocm: 0.920V (spec), 2.0V (meas)
    - 371 - Vodiff: 960mV (spec), 760mV (meas)
    - 372 a. The Vocm spec is an estimated value based

May 21, 09 20:11

pcb\_turnon\_notes.txt

Page 7/7

```

373             on Vodiff.
374         b. Verify that clocks get into Virtex-5 FPGA.
375             i. The LVPECL OUT3 of the AD9516 routes successfully from
376                the AD9516 to the Virtex-5 FPGA. OUT3 is the main
377                clock input of the Virtex-5, and is used to generate
378                SRAM clocks and clk/128 and clk/32.
379
380 17. Take measurements of Trigger Output, Trigger Input, and Auxiliary Input.
381     - Trigger Output Signal seems to function properly based on
382       measurements taken with a 500MHz scope. Further investigation with
383       a higher bandwidth scope are required to determine if any signal
384       integrity problems exist on the Trigger Output Signal.
385         a. The Pattern Trigger functions properly.
386         b. The Divided Clock Trigger functions properly at clk,
387            clk/2, clk/4, and clk/8.
388
389 #-----
390 # P C B   M O D I F I C A T I O N S :
391 #-----
392 1. Load the following Data Path FPGA Configuration Resistors:
393     - R569; CUST_INIT_B
394     - R568; CUST_CFG_DONE
395     - R566; CUST_PROG_B
396     - R567; CUST_CCLK
397 2. DAC5682Z Channel A/B swap:
398     - Remove R88, R89, R530, and R531.
399     - Solder a wire from pad 1 of R88 to pad 2 of R531.
400     - Solder a wire from pad 1 of R89 to pad 2 of R530.
401
402 #-----
403 # P C B   A S S E M B L Y   S T A T U S   /   P R O B L E M S :
404 #-----
405
406 SN1.1:
407     1. Load Resistors Listed Above. (Completed)
408     2. C15 package (0508) was standing on its edge, rather
409        than lying flat.
410 SN1.2:
411     1. Load Resistors Listed Above. (Completed)
412 SN1.3:
413     1. Load Resistors Listed Above. (Completed)
414     2. J40 SMA Connector Center Pin cracked solder joint at
415        trace landing.
416         a. Reflowed center pin to make good contact.
417     3. U45 VDD Pin 5 was not soldered down (i.e., floating).
418         a. Temporarily pressed pin down to make contact.
419         b. Re-solder joint to make good connection.
420 SN1.4:
421     1. Load Resistors Listed Above. (Completed)
422     2. Perform DAC5682Z Channel A/B swap as described
423        above. (Completed).
424 SN1.5:
425     1. Load Resistors Listed Above. (Completed)
426
427
428 #-----
429 # P C B   F A B R I C A T I O N   P R O B L E M S :
430 #-----
431
432 1. Incorrect decal used for U42.
433     a. Designed interposer board to fix decal.
434

```